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Abstract—CMOS technology improvement allows to increase the num-
ber of cores integrated on a single chip and makes Network-on-Chips
(NoCs) a key component from the performance and reliability stand-
points. Unfortunately, continuous scaling of CMOS technology poses
severe concerns regarding failure mechanisms such as NBTI and stress-
migration, that are crucial in achieving acceptable component lifetime.
Process variation complicates the scenario, decreasing device lifetime and
performance predictability during chip fabrication. This paper presents
a novel sensor-less methodology to reduce the NBTI degradation in the
on-chip network virtual channel buffers, considering process variation
effects as well.
Experimental validation is obtained using a cycle accurate simulator
considering both real and synthetic trafﬁc patterns. We compare our
methodology to the best sensor-wise approach used as reference golden
model. The proposed sensor-less strategy achieves results within 25% to
the optimal sensor-wise methodology while this gap is reduced around
10% decreasing the number of virtual channels per input port. Moreover,
our proposal can mitigate NBTI impact both in short and long run, since
we recover both the most degraded VC (short run) as well as all the other
VCs (long term).
Index Terms—Multi-core; Network-on-Chip; Reliability
I. INTRODUCTION
Continuous technology scaling leads to an exponential increase
in processor performance enabling also true System-on-Chip (SoC)
integration. To cope with power/performance trade-off [1], the ac-
cepted solution to integrate multiple cores in a single chip poses new
communication challenges, and Network-on-Chip (NoC) [2] emerges
as a viable and effective design paradigm to manage performance
and reliability requirements. However, the actual integration density
is limited by the reliability of the device, which has become a
requirement of paramount importance in current and future multi-
core designs. Physical failure mechanisms, i.e., Negative Biased
Temperature Instability (NBTI) or stress-migration, can seriously
limit the device lifetime. In particular, the introduction of nitrided
oxides, the rising of operating temperatures and the increase in gate
oxide ﬁelds, caused by technology scaling, highlight NBTI as one of
the worst threat to sub-nanometer CMOS technology.
Considering CMOS circuits, NBTI occurs in PMOS transistors
when Vgs = −Vdd, namely when the PMOS is active. Such stress
condition, has been faced by increasing the threshold voltage (Vth)
producing, as a side-effect, a degradation of the driving current. This
can lead to performance degradation or, in the worst scenario, to the
stuck of the transistor which cannot longer switch its logic state. It has
been shown that NBTI can increase |Vth| by as much as 50mV for
devices operating at 1.2V or below [3], while the circuit performance
degradation may reach 20% in 10 years [4]. On the other side, when a
logic ”1“ is applied to the gate, i.e. Vgs = 0, NBTI stress is removed.
This latter condition, called recovery state, induces a progressive, yet
partial, recovery of the device threshold voltage.
At the same time, the difﬁculty in controlling sub-wavelength
lithography and channel doping when technology scales down
manifests as Process variability (PV), producing unexpected
power/performance variations, which are becoming a major fabri-
cation challenge for the upcoming technology scales. In particular
a latency degradation up to 40% and a leakage power variation on
buffers of about 90% due to process variation has been observed
[5]. Finally, the integration of huge amount of transistors in a single
chip operating at higher frequencies increases the power densities
with the risk of creating thermal hot spots decreasing the reliability,
dramatically [6]. Although many works address the NBTI and PV
considering either device, circuit or system levels, they are primarily
focused on the computational logic of a multi-core chip. From the
best of our knowledge, a comprehensive framework to manage NBTI
issues in the on-chip networks considering the PV impact has not
been proposed yet.
A. Novel contributions
This paper provides a sensor-less methodology to mitigate NBTI
degradation in the on-chip network virtual channel (VC) buffers of
multi-core architectures, also considering process variation issues.
Moreover, our developed simulation ﬂow allows for the extraction
of accurate performance and NBTI estimates. In summary, the paper
encompasses the following two aspects:
• Network-on-Chip NBTI estimation framework – The proposed
approach has been integrated in a multi-core simulator that
can simulate NoC communication subsystems considering both
synthetic trafﬁc as well as real benchmarks. We provide an
NBTI sensor library coupled with the simulation environment
starting from a ﬂexible analytical NBTI model from the available
literature [7]. It is worth to notice that the NBTI sensor library
is used to assess the validity of our methodology that works
without any NBTI information.
• Reliability enhancement – A sensor-less NBTI mitigation
methodology for router’s buffers is proposed, providing sig-
niﬁcant NBTI improvement against NBTI-less methodologies,
while behaves slightly worsen than the optimal sensor-wise
methodology that we use as golden model. Moreover, our
sensor-less approach provides NBTI reduction thanks to the
exploitation for each router of the information on coming trafﬁc
from neighbor routers. The proposed strategy reduces the NBTI
impact by reducing the buffers’ stress periods.
B. Paper structure
The paper is organized as follows. Section II reports an overview
of the state-of-the-art on NBTI related methodologies, for both
computational and communication logic. Section III describes the
proposed sensor-less NBTI strategy as well as an oracle policy used
as reference model that uses sensor. Experimental results are then
reported and discussed in Section IV. Conclusions are drawn in
Section V.
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II. RELATED WORKS
Reliability issues related to electronic devices have been exten-
sively investigated during last decades. However, most of the propos-
als focus on NBTI mitigation considering PV effects on processor
core architectures, while only a few target on-chip networks. This
section provides an overview of the state-of-the-art related to NBTI
mitigation design methodologies considering PV issues.
Liang et al. [8] exploited variable latency techniques in register
ﬁle and functional unit design, to mitigate the effects due to process
variation. A linear programming based approach has been proposed
in [9], to optimally drive the inputs to individual gates in order to
prevent static NBTI fatigue. The work addresses the NBTI stress due
to long stand-by periods. Li et al. exploits idle time in functional unit
inside a processor core to recover NBTI degradation with a negligible
performance loss and area overhead [10].
The NBTI impact on SRAM cells has been investigated in [11],
where it is shown that read stability degrades due to NBTI, accounting
for the negative PV impact. In this track, several studies have been
proposes on PV in NoC design. Li et al. observes how process
variation can greatly inﬂuence on-chip network design choices [12].
To this extent, Ogras et al. studied the multiple voltage-island design
technique applied to on-chip networks to face the PV issues [13].
Xin Fu et al. present a comprehensive approach to mitigate NBTI
degradation considering NoC architectures [14]. This work presents
several approaches to effectively manage NBTI impact, focusing on
different micro-architectural components, namely buffers and arbiters.
However, [14] does not exploit the information on actual NoC trafﬁc
between each router pair, thus the solution looses the possibility to
aggressively reduce NBTI degradation as well as the exploitation of
NBTI/performance trade-off.
The tightly coupling between NoC performance and virtual chan-
nel buffer structure motivated the work iDEAL [15], a framework
to design energy and area-efﬁcient links that are capable of data
transmission as well as data storage when required. The goal is a
reduction in the router buffer size by controlling the repeaters along
the links to adaptively work as link buffers during NoC congestion.
Despite the depth of each speciﬁc investigation, the lack of current
literature resides mainly in the missing of a comprehensive methodol-
ogy and the related supporting NoC analysis and design framework,
capable to concurrently take into account several ﬁgures of merit such
as NBTI, PV while exploring cost/performance/reliability trades-
off in a way so ﬂexible to enable considering alternative micro-
architectural solutions for the on-chip network.
III. PROPOSED ESTIMATION FLOW
This section presents the proposed methodology through two
different steps. First, Section III-A discusses the baseline NoC
considered as well as the oracle approach, that we use to assess the
validity of our methodology. The round-robin sensor-less methodol-
ogy rationale and the logic modiﬁcations to the baseline NoC are
detailed in Section III-B.
The simulation ﬂow is underpinned by GEM5 performance sim-
ulator that is able to perform multi-core cycle accurate simulations
considering an accurate NoC model. Moreover, we validate our work
considering both synthetic trafﬁc and trafﬁc from real benchmark
scenarios, using an out-of-order CPU model for the latter case. We
rely on the GEM5 syscall emulation approach that mimics bare-metal
execution and can simulate the underlying hardware with precise
processor models and collect statistics at micro-architecture level. We
choose this simulation approach, since full-system simulation mode,
that GEM5 can also offer, requires an OS to support application
Fig. 1. Pipeline steps for head and body/tail ﬂits for the considered baseline
router micro-architecture.
execution, introducing undesired overhead and making it harder to
obtain results clarifying the beneﬁts of our methodology.
A. Baseline NoC model and the sensor-wise oracle approach
This section details the baseline NoC as well as the sensor-wise
optimal approach to recover the most degraded virtual channel, i.e.
oracle. We start from a baseline 3-stage pipelined router, depicted
in Figure1, and implemented in the Garnet [16] available in GEM5.
A packet is considered split in multiple atomic transmission units,
called ﬂits. The ﬁrst ﬂit of each packet is the header ﬂit. A body
ﬂit represents an intermediate ﬂit of the original packet, while the
tail ﬂit is unique for each packet and represents the ﬁnal ﬂit of the
packet itself. Figure 1 pinpoints the pipeline stages for an header and
a body/tail ﬂit. When a ﬂit enters in the baseline router from one
of the input ports, if it is an header ﬂit, it has to pass through ﬁve
pipeline stages. First, it is stored in the virtual channel (VC) buffer
that has been reserved by the upstream router, through a buffer write
stage (BW). Route Computation (RC) stage is performed in the same
clock cycle only if the ﬂit is an header one, which determines the
output port for this new packet. The virtual channel allocation (VA)
represents the next pipeline stage, that reserves to the new packet an
available virtual channel in the downstream router, from the selected
output port. If the VC allocation is successful, the ﬂit competes for
a crossbar switch path to its output port during the switch allocation
(SA) stage. Finally, if the ﬂit wins the switch allocation, the following
steps are switch traversal (ST) and link traversal (LT), that account
for the delay to traverse the upstream router crossbar and upstream-
downstream router links, respectively. Tail or body ﬂits require to
traverse fewer pipeline stages since they exploit some resources and
information already reserved to the packet by the header ﬂit, i.e. VC
and RC.
The baseline NoC supports bidirectional communication between
each pair of routers via two links for each communication directions:
a network link from source to destination allowing packet transmis-
sion and a destination to source control link to send back control ﬂow
information. The baseline router, allocates packets to available VCs
in a round-robin fashion, disregarding NBTI degradation on buffers.
We provide some useful deﬁnitions concerning NBTI that are
valid for the rest of the paper, to enhance the readability of our
methodology. Since the NBTI has two phases stress and recovery,
we consider a buffer in a stress phase every time it is storing some
ﬂit or when it is in an idle state from the NoC point of view. An idle
state means that the buffer has no valid ﬂit stored in it, while from
the NBTI point of view it must be considered stressed, since there is
an input conﬁguration vector on its inputs even if it is meaningless. A
buffer is in the recovery phase if it is switched-off. We do not consider
any speciﬁc recovery technique here, since the ﬁnal goal of this work
is to provide a proof of the NBTI stress period reduction, while the
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use of a particular recovery technique, i.e. power gating, input control
vector, is left as future work. Since the duty-cycle deﬁnition for NBTI
purposes is quite different from the traditional duty-cycle deﬁnition,
we deﬁned the NBTI-duty-cycle as:
NBTI-duty-cycle := stress-cycles
stress-cycles+ recovery-cycles ∗ 100 (1)
where stress-cycles and recovery-cycles are the NBTI stress period
and the NBTI recovery period respectively.
NBTI is a time dependant mechanism and it is known to be
exponentially dependant on temperature, supply voltage and NBTI-
duty-cycle, as well explained by the generally accepted long-term
model reported as closed-form Equation 2 [17]:
|ΔVth| ≈
(√





where Kv is a parameter dependent on supply voltage and operating
temperature, Tclk is clock period, α is the stress probability of PMOS
devices, i.e. the NBTI-duty-cycle, βt is dependent on temperature,
while n is generally set to 1/6 for hydrogen molecule diffusion model
[18]. To this extent our methodology tries to recover the NBTI impact
reducing the NBTI-duty-cycle that has been shown to be a key factor
to control the NBTI dynamic.
In such a scenario the best approach that we can cast should use
the less degraded buffer to store packets, while the most degraded
ones must be recovered, where the actual NBTI degradation for
each virtual channel buffer is supposed to be known, i.e. by NBTI
sensors [19]. In addition, for each cycle we can maintain all idle
virtual channel buffers recovered except the less degraded one, since
a single ﬂit can be sent for each cycle at most, between each upstream
downstream routers pair. Moreover, the only virtual channel buffer
left idle, should be aggressively recovered if no new packets from
the upstream router address the speciﬁc input port of the downstream
router. This could be done since the VA stage happens in the upstream
router and arbitrates for virtual channels on the input port of the
downstream one. In this way, the upstream router knows how many
incoming packets want to go to a speciﬁc downstream router and has
not a VC allocated in the downstream router yet, thus it knows if
more active VCs are needed to support the network load. We call
this policy oracle that represents the best possible way to recover the
most degraded virtual channel.
B. Sensor-less round-robin approach
The oracle policy represents the best possible solution to face
the NBTI impact on the most degraded VC buffer, since it uses
information from the NBTI sensors attached to each buffer. However,
it introduces a signiﬁcant overhead mainly due to the need for an
NBTI sensor for each buffer, as well as other communication lines to
exchange information between the upstream and downstream router:
the NBTI degradation is computed in the downstream router, while
the actual VA stage happens in the upstream one. To this extent we
use the oracle as reference and we propose an aggressive round-robin
approach rr aggr to recover NBTI degradation on the most degraded
VC without use any NBTI sensor. The main idea of this approach
is to periodically recover all idle virtual channels for each input port
of the downstream router in a round robin fashion, since we do not
have information on the most degraded VC buffer. This approach can
reduce NBTI impact both in the short term as well as in the long run.
All the virtual channel buffers will be recovered following a round-
robin fashion improving the long run NBTI degradation. Moreover
Fig. 2. Logic blocks for the baseline (A) and sensor-less NBTI-aware (B)
micro-architectures.
even the most degraded virtual channel buffer is recovered, even if it
is not know, thus also the short term NBTI degradation is reduced.
This section details the logic modiﬁcations implemented in the
baseline on-chip network to exploit the sensor-less NBTI. For the
sake of clarity and conciseness, despite the proposed methodology
is fairly general and applicable to the whole NoC, we restrict the
presentation of details to a simple while representative example.
The baseline on-chip network and the modiﬁed NBTI aware NoC
are proposed in Figure 2A and 2B respectively, considering two
routers – Router A and Router B – and a single communication
direction (from A to B), thus Router A is the upstream router, while
Router B is the downstream one. We consider a four input/output port
router model (North, South, West, East) with four virtual channel
buffers for each input unit. At each time each buffer can store one
or more ﬂits of a packet, or can be idle from the on-chip network
point of view, while each channel can be stressed or recovery from
the NBTI point of view. The methodology tries to reduce the NBTI-
duty-cycle that is one of the most important factors steering NBTI
degradation. We focus on the west input port of Router B (red buffers
in Figure 2B) and the corresponding east output port of Router A.
It is worth to notice that the discussion is valid for each other input
and output port pair in the NoC. Figure 2B reports the output VC
Algorithm 1: Pre-VA stage for Router A east output port.
Input: out vc state, active candidate vc
Output: enable, active vc
enable ← 0;1
active candidate = get vc candidate();2
if not is new trafﬁc east outport() then3
enable ← 0;4
active vc ← active candidate;5
return;6
offset vc ← active candidate;7
foreach iter ∈ (1..num vcs) do8
if is idle(offset vc) or is recovery(offset vc) then9
set idle(offset vc);10
enable ← 1;11
active vc ← offset vc;12
return;13
offset vc++;14
if offset vc ≥ num vc then15
offset vc ← 0;16
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TABLE I
EXPERIMENTAL SETUP: PROCESSOR AND ROUTER
MICRO-ARCHITECTURES, AND TECHNOLOGY PARAMETERS.
Processor core 1GHz, out-of-order Alpha core
Int-ALU 4 integer ALU functional units
Int-Mult/Div 4 integer multiply/divide functional units
FP-Mult/Div 4 ﬂoating-point multiply/divide functional units
L1 cache 64kB 2-way set assoc. split I/D, 2 cycles latency
L2 cache 512KB per bank, 8-way associative
Coherence Prot. MOESI token (for real trafﬁc)
Router 3-stage wormhole switched with 32b link width
2/4 virtual channels for each virtual network
2/6 virtual networks (Garnet network [16])
- data virtual network used for real trafﬁc simulations
- instruction virtual network used for synthetic trafﬁc simulations
Topology 2D-mesh, based on Tilera iMesh network [20]
for link width and NoC frequency (@1GHz)
state, i.e. outVCstate, for the east output port in Router A instead of
the input buffers to enhance the presentation of the methodology. In
the baseline router the output VC state contains useful information
that track the state of the corresponding virtual channel buffers in the
west input port of Router B, i.e. the state of the corresponding VC
and the available ﬂit slots. The yellow blocks in the east output VC
state represent the additional logic to support the NBTI sensor-less
methodology. In particular we model an additional counter buffer to
the east output port of router A, i.e. counter in Figure 2B, while for
each output VC state of the same output port a single bit is added.
We use the additional bit associated to the output VC state as the
active candidate marker. One hot active candidate encoding only is
possible, since a single output VC state can be the active candidate.
The Algorithm 1 details the selection of the active virtual channel
for each VA stage iteration, if a new VC is necessary. Since we
aggressively recover all the Router B west port idle VCs in a round
robin fashion and at each cycle at most one new virtual channel could
be required, to store ﬂit from a new packet, the active candidate bit
signals which is the ﬁrst virtual channel that must be considered for
use if a new virtual channel is needed. If no new packets require VA
stage on the east output port Router A de-asserts the enable signal,
thus the downstream router can recover all idle VCs on its west
input port, as detailed in lines 2-5. Otherwise Router A scans all out
VC states starting from the active candidate VC, selecting the ﬁrst
idle VC. When an idle VC is found it updates and sends to Router
B the active vc lines and asserts the enable signal (see lines 7-15
in Algorithm 1). Thus, Router B recovers all idle VCs on its west
input port, but the active vc. It is worth to notice that Algorithm 1
may terminate without ﬁnding an idle VC, since all the VC could be
already active and busy due to high trafﬁc load. The active candidate
bit is set for VC0 at system start up and remains unchanged until
the counter buffer saturates. When the counter buffer saturates VC1
becomes the new active candidate VC. The counter buffer of the east
output port in Router A is incremented every time a VA stage happens
in Router A. The necessary logic for Algorithm 1 is inserted in the
VA stage of the baseline pipeline, but execute before the baseline
VA stage to provide a single idle VC (active vc), if needed for new
packets, to the subsequent baseline VA stage.
Moreover, we introduce an additional control ﬂow link from Router
A to Router B that is used by the Router A to signal to Router B the
active vc for each VA stage. This additional control ﬂow channel
drive the enable signal also to invalidate the active vc identiﬁer in
case of aggressive recovery, since no new virtual channel is needed for
the current VA stage. The additional control ﬂow link has 1+ log2v
lines only, where v is the number of virtual channels driving the
active vc information and one more line is for the enable signal.
Last, we assessed an area overhead below 3% for our methodology,
with respect to the baseline router. In particular we extract link area
information for a 45nm technology node using Orion2.0 [21]. We
obtained an area overhead for the up down link of 1.9% with respect
to a single 64bits data link. Moreover, we synthesized Algorithm 1
inside every upstream router output port using NetMaker1, that is a
library of synthesizable NoC components coupled with an opensource
standard cell 45nm library. The ﬁnal design has been synthesized
using Cadence Encounter compiler providing an area overhead of
the additional logic below 0.5% of the considered router.
IV. RESULTS
This section details the results of the proposed methodology to
mitigate the NBTI impact, and also considering process variation
issues as well. Experimental setup is discussed in detail in Section
IV-A, while results for both synthetic and real trafﬁc patterns are
given in Section IV-B and Section IV-C respectively.
A. Experimental setup
We consider a multi-core processor as reference architecture,
where some architecture parameters have been chosen to resemble
a commercially available processor similar to the Tilera multi-core
family with on-chip network [20]. To this extent, we considered a
2D-mesh topology with 3-stages pipelined routers inspired from [22].
The multi-core architecture is composed of tiles. Each tile in the 2D-
mesh is composed of an out-of-order processor based on Alpha-21264
ISA, private L1 cache and shared distributed L2 cache banks, and a
memory controller. For synthetic trafﬁc estimation, a trafﬁc generator
is used instead of the processor core, while we extract results from the
instruction virtual network. Table I summarizes the main architectural
setup of the simulated multi-core architecture.
NBTI is a time dependent mechanism and it is known to be
exponentially dependent on temperature NBTI-duty-cycle and sup-
ply voltage. In this work we face NBTI through NBTI-duty-cycle
reduction, as described in Section III, while we marginally consider
temperature proﬁles as worst case scenario. In particular we employ
the adapted simulation ﬂow from [23], as described in Section III,
for temperature extraction [23]. We simulate both 4 and 16 multi-
core architectures with both synthetic and real trafﬁc patterns. For 16
cores architectures we observed a maximum operating temperature
close to 343K; we then consider a worst-case temperature of 340K
for all of our simulations.
In addition, we do consider process variation as a true driver of
variability in scaled technologies. Process variation is a combination
of random effects and systematic effects [24], and can impact both
die-to-die and within-die parameters. In this work we are mainly
interested in within-die process variation, and assume for simplicity
the impact of die-to-die variation to be constant in the same chip [14].
Process variability manifests itself as a divergence of sensible design
parameters (e.g., initial threshold voltage Vth) from their nominal
values. For these reasons, we assume the same initial Vth for each
VC, and equal to the highest Vth, namely that of the most degraded
PMOS transistor in the buffer. We then associate a PMOS transistor
to each virtual channel buffer of each router; each modeled PMOS
transistor has its own starting Vth, that has been extracted from a
Gaussian distribution with absolute average value of 0.180 Volt for
45nm technology, and a standard deviation equal to 0.005 [25].
It is worth considering the fact that real NBTI sensors have been
shown to be feasible in VLSI systems [11], [19], while they also
exhibit a small area footprint. To this extent sensor-wise methodology
should also be an interesting direction to be investigated since the
1http://www-dyn.cl.cam.ac.uk/ rdm34/wiki/index.php?title=Main Page
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small area overhead required and the focused recovery that we can
obtain on the most degraded virtual channel buffer. However in this
paper we use the sensor-wise approach as the oracle solution that is
used to assess the sensor-less round-robin proposal.
B. Synthetic results
This section reports the results obtained considering uniform trafﬁc
patterns, on both 4-core and 16-core 2D-mesh architectures, with 2
and 4 virtual channels per input port and considering varying injection
rates of 0.1, 0.2 and 0.3 ﬂit/cycle/vnet. To collect representative
statistics, we simulated each scenario for 30 ∗ 106 cycles, that are
30ms at 1GHz, while at the end of the simulation we sample the
NBTI-duty-cycle values for each virtual channel. It is worth noticing
that the NoC reached its steady state after 6 ∗ 106 and 9 ∗ 106 cycles
for 4-core and 16-core scenarios, respectively. Each result is sampled
from the upper left-most router on its east input port due to symmetry
in the topology.
Results for 4- and 16-cores scenarios are reported in Table II
considering 2 virtual channels per input port, while the same 4- and
16- architectures results using 4 virtual channels per input port are
reported in Table II(b). Table II(a) and II(b) share the same format,
where the ﬁrst column reports the identiﬁer of the simulated scenario.
The second column of each table contains the NBTI-duty-cycle we
achieve on the most degraded VC considering the oracle approach,
that is used as reference to assess the validity of our sensor-less round-
robin methodology. The NBTI-duty-cycle for the most degraded VC
that we obtain using the round-robin, i.e. rr policy is reported in
the third column of each table. This behaves as the rr aggr policy
while it does not check on incoming trafﬁc maintaining always an
idle VC. Moreover, the multicolumn labeled as aggr rr details for
each of its sub columns the NBTI-duty-cycle obtained on each VC
of the considered architecture. In particular, for each scenario the *
symbol identiﬁes the most degraded VC for the rr aggr multicolumn
to enable direct comparison against rr and oracle policies. The most
degraded VC changes from scenario to scenario since initial PMOS
values are randomly selected to mimic process variation impact.
We provide an in-depth view of the recovery obtained using this
policy since this is our sensor-less policy. The last column of each
table reports the NBTI-duty-cycle gap for the most degraded VC
between the oracle and the aggressive round-robin (rr aggr) policies.
This allows us to show how a sensor-less round-robin approach can
behave similarly with respect to the optimal recovery offered through
the use of an NBTI sensor, i.e. using the oracle policy. We can
draw four relevant conclusions from the reported data. First, the
oracle policy always provide the lowest NBTI-duty-cycle, since it
can directly recover the most degraded virtual channel. At the same
time, the rr aggr always performs better than the rr policy since
both share the same behavior, but rr aggr can recover even the single
idle virtual channel if no new trafﬁc is present in the corresponding
upstream router for the input port. This last observation supports the
aggressive recovery for highly reduced degradation. For example the
second row in Table II(a) reports an NBTI-duty-cycle of 74.7% for
the most degraded VC, i.e. VC1 considering the rr policy. However
considering the rr aggr policy we obtain a value of 39.3% for the
same VC, saving around 34% more NBTI-duty-cycle.
The second key observation is related to the scalability of the
proposed approach: rr aggr scales well against different 2D-mesh
topologies, since the NBTI-duty-cycle gap between the rr aggr and
the oracle policies on the most degraded VC, i.e. column Gap in
Table II(a) shows small increments between 4- and 16-cores. As
an example, in the ﬁrst and fourth rows of Table II(a) the Gap is
TABLE II
NBTI-DUTY-CYCLE (%) FOR THE MOST DEGRADED VC FOR USING oracle
AND RR POLICIES, WHILE ALL VCS FOR RR AGGR POLICY. RESULTS FOR
4-CORES AND 16-CORES ARCHITECTURES WITH VARIABLE INJECTION
RATE AND 2,4 VCS.
Scenario
oracle rr rr aggr. Gap(2 VCs) VC0 VC1 (rr aggr − oracle)
4core-inj0.10 10.4% 63.5% 23.9% 23.8% * 23.8− 10.4 = 13.4%
4core-inj0.20 26.5% 74.7% 39.3% * 39.3% 39.3− 26.5 = 12.8%
4core-inj0.30 46.7% 84.8% 56.5% 56.2% * 56.2− 46.7 = 9.5%
16core-inj0.10 20.1% 71.8% 33.5% 33.5% * 33.5− 20.1 = 13.4%
16core-inj0.20 51.5% 88.2% 61.8% * 61.6% 61.8− 51.5 = 10.3%
16core-inj0.30 65.3% 99.1% 73% * 73% 73− 65.3 = 7.7%
(a)
Scenario
oracle rr rr aggr. Gap(4 VCs) VC0 VC1 VC2 VC3 (rr aggr − oracle)
4core-inj0.10 0.1% 44.1% 11.9% 12.1% 12.5% 11.7% * 11.7− 0.1 = 11.6%
4core-inj0.20 1.2% 56.8% 19.8% 19.9% 19.8% 20.2% * 20.2− 1.2 = 19.0%
4core-inj0.30 4.0% 64.7% 27.6% * 27.8% 27.8% 27.8% 27.6− 4.0 = 23.6%
16core-inj0.10 0.9% 60.4% 17.6% 17.6% 17.5% 17.3% * 17.3− 0.9 = 16.4%
16core-inj0.20 7.9% 77.8% 31.6% 31.4% 31.6% * 31.7% 31.6− 7.9 = 23.7%
16core-inj0.30 19.5% 81.7% 46.2% 46.2% * 46.2% 46.2% 46.2− 19.5 = 26.7%
(b)
even equal to 13.4% for both the conﬁgurations. On the other hand
the NBTI-duty-cycle differences between rr aggr and oracle policies
diverges increasing the VCs number per input port. The oracle policy
can always aggressively recover the most degraded VC that is known,
while it can exploit the increased VCs number to move trafﬁc to
other VCs. On the contrary, the rr aggr is not aware of the most
degraded VC, thus it must recover in a round robin fashion on an
greater number of VCs. However, this aspect is not critical since real
architectures usually provide up to 4 VCs.
The third most critical aspect to notice is represented by the
validity of our round-robin approach that can always recover the
most degraded VC within a 15% than the oracle policy, but without
additional overhead induced by the sensor. This recovery gap raises
to 26.7% if we consider the 16-cores with 4 VCs scenario as reported
in last row of Table II(b). However this is a quite boundary case since
NoCs usually provide 1 to 4 VCs per input port.
Last, the proposed round-robin methodology can optimize both the
short term NBTI mitigation as well as the long run degradation, since
we consider a stable network after 30 ∗ 106 simulated cycles. This is
shown for each scenario in Table II(a) and II(b) where the rr aggr
provides the same fair NBTI-duty-cycle for each VC.
C. Real trafﬁc scenarios results
This section reports results obtained for 4- and 16-cores 2D-mesh
topologies considering 2 and 4 VCs and a simulation time of 30∗106
cycles. For each simulated scenario we randomly pick up a set of
benchmarks, i.e. one for each core of the simulated architecture, from
SPLASH2 and WCET benchmark suites.
For each combination of core number and virtual channel number
we simulated 8 different random iterations, for a grand total of 32
simulated scenarios, while only the 3 most representative results for
each scenario conﬁguration are reported in Table III using rr aggr
policy due to space limits.
Table III(a) reports results for 4- and 16-cores considering 4 VCs
while Table III(b) shows values for 4- and 16-cores considering 2
VCs per input port. It is worth to notice that the reported scenarios
are selected from the whole simulation set to show the behavior of
our approach against different network demands/loads.
There are three main observations. First, we observe a greater
variability in network load against different conﬁgurations, that is
mainly due to the selected application mix. In particular we report a
network load of 0.5% per VC in the ﬁrst line of Table III(b) while
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TABLE III
NBTI-DUTY-CYCLE (%) FOR ALL VCS USING THE AGGRESSIVE POLICY
(RR AGGR), CONSIDERING 4- AND 16-CORES ARCHITECTURES WITH
VARIABLE BENCHMARK MIXES.
Scenario rr aggr
(4 VCs) VC0 VC1 VC2 VC3
4core-real 6.1% 6.0% 6.2% 6.3%
4core-real 19.8% 18.1% 11.9% 12.5%
4core-real 25.4% 25.7% 19.7% 18.8%
16core-real 4.3% 6.4% 3.2% 8.2%
16core-real 14.8% 13.3% 14.0% 13.4%
16core-real 14.9.1% 15.6% 15.0% 14.9%
(a)
Scenario rr aggr








the fourth line in the same table shows a load above 37% for each
VC. Second, NBTI-duty-cycle reduction seems independent from the
multi-core size and from the available virtual channels but is seems
to be related to the trafﬁc generated by the applications.
Last, we observe that rr aggr policy reduces the NBTI-duty-cycle
slightly unfair in some cases. For example we report the worst case
gap in the third line in Table III(a), where the NBTI-duty-cycle
of VC0 is 25.4% while VC3 is below 19%. This means that we
cannot optimally balance the NBTI-duty-cycle if VC0 is the actual
most degraded virtual channel. Although this aspect is coupled to
benchmark characteristic, i.e. trafﬁc bursts, and is hardly controllable,
the discussed results provide the higher gap we found across all 32
simulations. Moreover, this unbalanced recovery issue is more evident
with the increase in VC number, thus it is upper-bounded by the real
number of virtual channels that is often not greater than 4.
V. CONCLUSIONS
In this paper, we presented a sensor-less methodology to minimize
the impact of NBTI degradation in the most degraded virtual channel
buffer of a NoC router acting on the NBTI-duty-cycle reduction.
The validation have been carried out using an in-house developed
simulation framework capable to jointly provide performance and
reliability estimates. Furthermore, an accurate NBTI library has been
integrated in the simulation ﬂow to mimic NBTI sensors based
on the models presented in [7], and to provide NBTI degradation
cycle accurate statistics. The NBTI model has been used to assess
the obtained results considering an NBTI sensor-wise policy as
reference model. The round-robin methodology (rr aggr) has been
tested considering both synthetic and real trafﬁc patterns scenarios,
against the sensor-wise oracle NBTI mitigation approach, that is the
best possible strategy to recover the most degraded VC. The beneﬁts
obtained with the proposed methodology are very promising, since
rr aggr provides NBTI-duty-cycle always within 25% of the oracle
policy, while in the best case it reaches only 9% of divergence.
Moreover, rr aggr achieves both a short term as well as long run
NBTI mitigation, since in the short term the NBTI-duty-cycle is
greatly reduced on the most degraded VC even if unknown, while
the same reduction is performed also against all the other VCs for a
long term NBTI mitigation.
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